Senior ATE Wafer Test Engineer

Skip to main content.

View More Jobs

Senior ATE Wafer Test Engineer

United States(Hybrid)

Description

• Sr Analog Wafer Level ATE Test Engineer to support existing IC ATE development and production
• Experience with Analog ATE wafer sort testing and STDF data handling is required.
• Knowledge of automated test equipment (ATE) platforms, probe card development, software and hardware for wafer level testing.
• The candidate is expected to have hands on experience with NPI test development, WS production yield analysis and yield drop out debug and disposition.
• Familiar & comfortable with high-performance medium volume ASICs, production environment
• Ability to write status reports, schedules and project plans and present results in general meeting formats.
• Capable to contact vendors for project schedule, testing status, booking equipment, and test debugging
• Collection, analysis, correlation and interpretation of data using statistical techniques and industry standard tools is required
• Some experience with scripting and simple programming skills.
• Critical thinking skills to debug and solve problems required
• Experienced with scheduling and planning projects with external vendors and customers
• RF ATE testing experience is a plus

Your responsibilities

Responsibilities

• Interface with external vendors for R&D and production testing
• Ensure and correlate test SW and HW to written Test Plan
• Production yield tracking, milestone tracking, problem assessment/disposition and invoice tracking
• Wafer level ATE platform support of production, yield analysis, failure Paretos and yield improvement
• Production logistics including ASIC wafer tracking and travelers
• Supporting engineering releases through pilot runs and production
• Develop, debug and release production methods and procedures to improve efficiency and yield compliant to TL/ISO manufacturing standards

Your skills and experience

Experience Required

• BS EE/physics with 5+ years industrial experience
• Analog wafer level IC testing
• Must have experience with probe card cleaning, maintenance and debug
• Must have experience with ATE platform and wafer prober setup and operation
• Must be able to assemble coherent and concise reports summarizing status and next steps
• Must be able to effectively present findings to a cross-functional, collaborative team environment
• Prefer experience with Galaxy or JMP data analysis tools.
• Prefer Advantest 93K expertise including calibration, TL/ISO compliance and ESD compliance
• Prefer expertise with Perl, VB, SQL and Perforce
• Prefer UNIX/Linux experience

Skills Required

• Proficient interacting with design and application engineers

• Strong debug and analytical skills

• Self-motivated team player

• Strong time and project management skills

• Detail oriented with all aspects of technical work and vendor interactions

• Excellent verbal and written communication skills

More information

Some of our benefits in US:

• Corporate Retirement Savings Plan
• Health and dental benefits
• Short-term disability, and long-term disability
• Life insurance, and AD&D – Company paid 2x base pay
• Optional or Supplemental life and AD&D insurance (Employee/Spouse/Child)
• Paid time off for holidays and Vacation
• Employee Stock Purchase Plan
• Tuition Assistance Plan
• Adoption assistance
• Employee Assistance Program/Work Life Resource Program

The above benefits exclude students.

Disclaimer for US/Canada

Nokia Maintains broad annual base salary ranges for its roles in order to account for variations in knowledge, skills, experience and market conditions, and with consideration to internal peer equity. Check the salary ranges in the job info section for this role.

All North America job posts will post for a minimum of 7 calendar days and up to 180 days or until candidate/s identified.

About Us

Advancing connectivity to secure a brighter world.

Nokia is a global leader in connectivity for the AI era. With expertise across fixed, mobile and transport networks, powered by the innovation of Nokia Bell Labs, we’re advancing connectivity to secure a brighter world.

Learn more about life at Nokia.

Our recruitment process

We act inclusively and respect the uniqueness of people. Our employment decisions are made regardless of race, color, national or ethnic origin, religion, gender, sexual orientation, gender identity or expression, age, marital status, disability, protected veteran status or other characteristics protected by law. We are committed to a culture of inclusion built upon our core value of respect.

If you’re interested in this role but don’t meet every listed requirement, we still encourage you to apply. Unique backgrounds, perspectives, and experiences enrich our teams, and you may be just the right candidate for this or another opportunity.

The length of the recruitment process may vary depending on the specific role's requirements. We strive to ensure a smooth and inclusive experience for all candidates. Discover more about the recruitment process at Nokia.

Apply Now

Job Info

• Job CategoryApplied R&D
• Posting Date04/14/2026
• Degree LevelBachelor’s degree
• Job ScheduleFull time
• Job TypeExperienced
• Job Identification33975
• Will NSA/CAPS approval be required? (E.g., accessing a US Customer Network?)No
• Role TypeIndividual contributor
• Laptop - support with ordering neededYes
• Salary Range150000-250000
• Experience levelExperienced
• Locations1322 Bordeaux Drive, Sunnyvale, California, 94089-1005, US(Hybrid)
• Regular or TemporaryRegular

Similar Jobs

• Senior Photonic Yield Engineer\ \ United States\ and 1 more\ (Hybrid)Posted on 05/26/2026\ \ Hot Job\ \ Trending\ \ The Senior Photonics Yield Engineer conducts target-oriented research to directly apply findings to the specification, design, further development, and incremental improvement of products, services, systems, tools, processes, etc. Integrates, verifies, tests, and modifies SW / HW / system components and capitalises on innovative solutions to meet particular requirements and specifications.

• Analog Test & Characterization Engineer\ \ United States(Hybrid)Posted on 06/02/2026\ \ Trending\ \ The successful candidate shall possess the knowledge and skills in verifying and characterizing the functionality and performance of the analog ICs. She or he should also have the passion for understanding the fundamentals of operations of the electronic circuitry in the chip level or board level.

• Staff PIC RF Test Development Engineer\ \ United States(Hybrid)Posted on 10/23/2025\ \ Nokia Optical Network division is looking for an individual to engage in the development of coherent and direct-detect Photonic Integrated Circuits (PIC) for high-bandwidth data communications systems. The individual will work with PIC design, sub-system, and optical architecture engineering teams and engage in coherent and direct-detect optical module test, design validation, and process evaluation for current and next generation versatile pluggable modules in a fast-paced environment.

• Sr. Test Process Engineer\ \ United States(Onsite)Posted on 05/28/2026\ \ Hot Job\ \ As a Sr. Test Process Engineer at Nokia in Allentown, PA, you will play a pivotal role in enhancing the quality and performance of cutting-edge optical communication products. Your responsibilities include diagnosing complex test issues, driving yield improvements, and collaborating with cross-functional teams. With a focus on innovative solutions, you will leverage your technical expertise in electronics and software to influence manufacturing strategies. This position offers an opportunity for both new graduates and experienced engineers to engage in a dynamic environment, while advancing career growth through structured guidelines and exposure to a diverse engineering landscape.

• Staff PIC Test Development Engineer\ \ United StatesPosted on 04/02/2026\ \ Job Description Join Nokia California as a PIC Test Development Engineer, creating and implementing SW and HW solutions for large throughput and production-level complex photonic integrated circuits (PICs) testing! Work with a team of experienced PIC test engineers and PIC developers to grow and adapt the PIC Test to the demands of the rapidly expanding coherent and linear-drive pluggable module market.

See More Jobs

At Nokia, we want every candidate to be able to perform their best. If you need any adjustments or support during the recruitment process, please let us know. All requests are treated confidentially.

AI Statement: Nokia embraces the strategic use of Artificial Intelligence (AI) within our recruiting process to enhance the candidate experience and significantly improve our operational efficiencies. By leveraging AI-powered tools, we aim to create a more responsive and equitable journey for all applicants. Concurrently, we advocate for the intelligent, ethical, and safe use of AI by candidates and applicants when preparing and submitting their applications for our roles. This includes ensuring that any AI-generated content is thoroughly reviewed for accuracy, originality, and relevance, and that its use aligns with principles of transparency and integrity. Our goal is to foster a recruitment environment that benefits from technological advancements while upholding fairness, authenticity, and human oversight.

American English

• Deutsch
• American English
• Français
• Português do Brasil
• 简体中文

I am an employee

We use cookies & similar technologiesLearn more

AcceptDecline

Are You Still With Us?

It seems you've been gone for a while. For security reasons we will end your session automatically in 03:00 unless you would like to continue working.

End SessionContinue Working

Work Summary

This summary is generated by AI Assist. Click inside the summary text box to make changes as necessary.

DiscardAdd Summary

Page Senior ATE Wafer Test Engineer - Nokia Careers loaded