Source description
About the role
Leadership: Spearhead architecture definition and evaluation of AI accelerator platforms, with a focus on high bandwidth, low latency networks. Drive end to end optimization of the stack from hardware, the software kernels. Cross functional collaboration: Partner with silicon and platform design teams to co-design infrastructure that meets performance, reliability and deployment goals. Frame decisions in terms of TCO, performance, flexibility, scalability. Prototyping: You will be working with state of art networking lab to prototype new network architectures. Industry influence: Participate in industry consortiums to shape standards, and influence vendor roadmaps. Bachelor's Degree in Computer Science or related technical field AND 6+ years technical engineering experience with coding in languages including, but not limited to, C, C++, C#, Java, JavaScript, or Python OR equivalent experience. Master's or Doctoral degree in Electrical Engineering, Computer Engineering, or related fields and 10+ years of technical experience in the domain. Deep expertise with ethernet networking, RDMA (RoCE, Infiniband), congestion control, and layer 2/3 switching. Experience architecting scale-out/backend network for AI GPU clusters Familiarity with scale-up networks such as NVLinks, UALink. Experience with high radix ethernet switches Familiarity with AI model execution pipelines, being able to analyze communication flows and its impact on model performance. Prior contributions in standards committee and experience on hyperscale network deployments would be an added benefit Skilled in partnering and influencing architects, hardware engineers, and software leads Ability to manage through ambiguity, bringing clarity and results orientation to engage and energize collaborators and stakeholders Collaboration skills, teamwork, and sense of presumed responsibility Verbal and written communication skills, and ability to articulate and engage with both technical and non-technical stakeholders at all levels. Experience leading and driving complex projects with respect and integrity, including those with multiple workstreams spanning different business and technical disciplines. Intellectual curiosity and passion about learning and deploying new technologies. Problem-solving skills, analytical capabilities, and attention to details
More at Microsoft
Related open roles
Fabric Interconnect Design Verification Engineer
San Francisco Bay Area · Seattle · Austin · Onsite
Senior Firmware Engineer
San Francisco Bay Area · Seattle · Portland · Onsite
Principal Signal Integrity Simulation Engineer
Seattle · Onsite
Firmware Engineer II
San Francisco Bay Area · Seattle · Austin · Onsite
Senior Silicon Test Engineer
San Francisco Bay Area · Seattle · Austin · Onsite
Critical Environment Electrical Engineer
Phoenix · Onsite