Source description
About the role
ASIC Engineer, Design Verification
Bangalore, India
Hardware
+ 1 more
Apply now
Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.
As a Design Verification Engineer, you will be part of a dynamic team working with experienced engineers across the industry, focused on developing innovative ASIC solutions for Facebook’s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure. Along with traditional simulation, you will be able to use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.
ASIC Engineer, Design Verification Responsibilities
Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification Develop functional tests based on verification test plan Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage Debug, root-cause and resolve functional failures in the design, partnering with the Design team Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring design quality meets defined verification and coverage goals Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
Minimum Qualifications
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience 6+ years of hands-on experience in ASIC design verification Hands-on experience in Verilog, SystemVerilog, C/C++ based verification and UVM methodology Experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Preferred Qualifications
Experience with verification of ARM/RISC-V based sub-systems or SoCs Track record of 'first-pass success' in ASIC development cycles Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs Experience with IP or integration verification of high-speed interfaces like PCIe, DDR, Ethernet Experience with revision control systems like Mercurial(Hg), Git or SVN Experience in development of UVM based verification environments from scratch Experience working across and building relationships with cross-functional design, model and emulation teams
About Meta
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
Equal Employment Opportunity
Meta is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics. You may view our Equal Employment Opportunity notice here.
Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, fill out the Accommodations request form.
Apply for this job Take the first step toward a rewarding career at Meta.
Apply now
APPLY NOW
Find your role
Explore jobs that match your skills and experience. Search by technology, team or location to find an opening that’s right for you.
Meta AI
Recruiters can view your conversations with AI. Using AI is optional and does not impact the outcome of your application process. Learn more about AI usage and settings.
Sign up
to ask follow-up questions
More at Meta
Related open roles
Platform Integration Engineer, Silicon Validation Firmware
Location not specified
Manufacturing Technical Manager
China
Machine Learning Digital Design Engineer
San Francisco Bay Area
Nanofabrication Research Engineer, Optical Systems
Seattle · Onsite
Display Test Engineer, Optical Metrology
Germany · Onsite
Silicon Physical Design Engineer
San Francisco Bay Area · Onsite