Source description
About the role
ASIC Engineer, Architecture
Sunnyvale, CA +1 location
Hardware
+ 3 more
Apply now
Meta's Silicon Engineering organization is building custom silicon solutions that power the infrastructure underpinning Meta's AI and data center workloads at scale. As an ASIC Engineer specializing in performance and modeling, you will define and drive the architectural performance analysis, pre-silicon modeling, and microarchitectural exploration of custom ASICs designed for Meta's infrastructure. In this role, you will establish the performance modeling methodology and long-term silicon roadmap strategy, partnering with architecture, design, and software teams to ensure Meta's infrastructure silicon meets the demanding throughput, latency, and efficiency targets required at hyperscale.
ASIC Engineer, Architecture Responsibilities
Define and own the performance modeling strategy for custom infrastructure ASICs, including development of cycle-accurate and transaction-level simulation environments Drive microarchitectural exploration and trade-off analysis across compute, memory subsystem, interconnect, and I/O domains to inform silicon architecture decisions Develop and validate pre-silicon performance models that accurately predict post-silicon behavior for data center workloads Develop low-level workloads and kernels for machine learning training and inference applications Establish performance analysis methodologies, benchmarking frameworks, and bottleneck identification techniques across the full ASIC pipeline Collaborate with architecture, RTL design, and physical design teams to translate performance requirements into implementable microarchitectural specifications Partner with software and systems teams to co-optimize workload scheduling, firmware, and driver behavior against silicon performance characteristics Lead cross-functional technical reviews and communicate performance modeling results and architectural recommendations to engineering leadership Define long-term performance modeling infrastructure roadmaps, including tooling, automation, and simulation platform investments Mentor other engineers on performance modeling techniques, simulation methodology, and microarchitectural analysis best practices Identify and resolve performance gaps between modeled and measured silicon behavior through structured root-cause analysis and model calibration
Minimum Qualifications
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience 8+ years of experience in ASIC design, silicon engineering, or a related technical field 5+ years of experience in ASIC performance modeling, microarchitectural analysis, or pre-silicon simulation for custom silicon or SoC designs Proficiency in C++ and Python for developing simulation models, automation frameworks, and performance analysis tools Experience developing cycle-accurate or transaction-level performance models using C++ and SystemC for complex digital systems including processors, memory subsystems, or high-speed interconnects Experience with performance analysis of data center, AI accelerator, or high-performance computing workloads on custom silicon Experience defining microarchitectural specifications and driving cross-functional alignment across architecture, RTL, and physical design teams Experience with assembly programming languages, and compiler technologies
Preferred Qualifications
Experience with hardware description languages (e.g., SystemVerilog, VHDL) and simulation environments used in ASIC development flows Experience building or scaling performance modeling infrastructure for hyperscale data center ASICs, including network, storage, or AI inference accelerator designs Familiarity with post-silicon performance validation and model-to-hardware correlation methodologies Experience developing Python-based automation pipelines for simulation orchestration, regression testing, and performance data analysis Experience with GPU, machine learning, multi-threaded programming paradigm Experience with high-level synthesis, power-performance-area trade-off analysis, or PPA-driven microarchitectural optimization
About Meta
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
For those who live in or expect to work from California if hired for this position, please click here for additional information.
United States of America: $178,000/year to $250,000/year + bonus + equity + benefits
Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.
Equal Employment Opportunity
Meta is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics. You may view our Equal Employment Opportunity notice here.
Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, fill out the Accommodations request form.
Apply for this job Take the first step toward a rewarding career at Meta.
Apply now
APPLY NOW
Find your role
Explore jobs that match your skills and experience. Search by technology, team or location to find an opening that’s right for you.
Meta AI
Recruiters can view your conversations with AI. Using AI is optional and does not impact the outcome of your application process. Learn more about AI usage and settings.
Sign up
to ask follow-up questions
More at Meta
Related open roles
Platform Integration Engineer, Silicon Validation Firmware
Location not specified
Manufacturing Technical Manager
China
Machine Learning Digital Design Engineer
San Francisco Bay Area
Nanofabrication Research Engineer, Optical Systems
Seattle · Onsite
Display Test Engineer, Optical Metrology
Germany · Onsite
Silicon Physical Design Engineer
San Francisco Bay Area · Onsite