SoC Power Architecture Engineer - Processor Subsystem

· Define and architect power domains within processor subsystems, including always-on, switchable, and retention domains optimized for low-power use cases

· Design and implement power domain partitioning strategies for subsystems involving embedded processors, bus interconnects, and associated peripherals

· Develop and integrate supporting logic for power domain separation, including power switches, isolation cells, level shifters, and retention registers

· Define and implement power control sequencing and state machines for domain power-up/power-down flows, with emphasis on fast wake-up latency requirements for satellite link windows

· Collaborate with SoC architects, physical design, and verification teams to ensure power domain intent is correctly captured in UPF

· Drive definition of low-power modes (e.g., Sleep, Deep Sleep, Power-Off) and their interaction with system-level power management in battery- or energy-harvesting-powered IoT devices

· Work with processor subsystem reference designs as a baseline and adapt the power architecture to the unique demands of satellite IoT SoCs

· Support power-aware synthesis, place-and-route, and sign-off flows in coordination with the physical design team

· Define and review power intent files (UPF/IEEE 1801) and ensure consistency with RTL implementation

· Engage with verification teams to ensure power domain structures are properly tested and validated across all low-power operating modes