Source description
About the role
Are you an Analog Design Engineer passionate about building the high-speed interconnect technology powering the next generation of AI? Join our fast-growing semiconductor startup and help develop disruptive mixed-signal solutions that enable tomorrow's AI infrastructure. We are seeking experienced Analog Design Engineers to architect, design, and deliver high-performance analog and mixed-signal circuits for next-generation transceivers and other critical high-speed functions. This is an opportunity to work alongside a world-class engineering team, tackle challenging design problems in advanced process technologies, and make a direct impact on innovative products from architecture through silicon.
Locations: Irvine, CA (HQ) | San Jose, CA | Vancouver, BC | Ottawa, ON
What You Will Do: • High speed analog circuit design, such as high-speed broadband amplifiers (VGA, CTLE, DRV, etc.) • Clock generation and distribution (VCOs, PLL, clock distribution, etc.) • Fundamental analog blocks (bandgap references, LDOs, temp sensors, etc.) • New techniques for the development of next generation optical transceiver • Design of custom passive components, from concept to silicon implementation • Supervise analog layouts within advanced process nodes • System verification and circuit design spec creation • Silicon bring-up, debug and support • Team communication and documentation
What You Will Bring: • Master’s degree and/or PhD in Electrical Engineering or related fields with 5+ years of experience • Should have strong analog design fundamentals and experience in designing analog circuit blocks for broadband amplification, clock generation and distribution, and/or fundamental analog blocks • Experience with analog design and verification tools (Virtuoso, Spectre, ADE, and post layout extraction tools) is a must • Experience in advance CMOS design and verification flows (tools to evaluate self-heating, electromigration, safe operating area) • Experience with electromagnetic simulation tools (EMX, Momentum, HFSS or other) is a plus • Knowledge of the fundamentals on electromagnetism, lump models, and high frequency design • Good understanding of analog layouts in FinFET and its effect on high-speed designs is a plus • Strong communication and documentation skills
Annual Base Salary Range for US: $150,000 - $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)
More at Celero Communications
Related open roles
Senior/Principal Full-Chip Physical Verification Engineer
San Francisco Bay Area
Firmware Developer
Argentina
Senior/Principal High-Speed Analog Layout Design Engineer
Los Angeles
Senior/Principal Physical Design Engineer
San Francisco Bay Area · Los Angeles
ASIC Design Engineer
Canada
Principal Product Engineer
Los Angeles