Source description
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. About the Role We're building a next-generation distributed transistor-level electromigration and IR drop analysis tool. Our team has strong expertise in numerical solvers and circuit simulation algorithms. We need an experienced distributed systems engineer to design the scalable data processing infrastructure for handling massive circuit designs across distributed computing resources. What You'll Build Architect and develop the core distributed infrastructure for a Python-based platform orchestrating high-performance C++ solvers, focusing on: Data Pipeline & I/O Management Efficient ingestion pipelines for large-scale netlists and simulation data High-performance I/O for multi-TB circuit databases Serialization/deserialization layers bridging Python and C++ components Streaming results from distributed solver instances Job Orchestration & Workflow Task distribution architecture with fault-tolerant scheduling for long-running simulations Resource management and load balancing across compute clusters Monitoring and observability for distributed workflows Optimization of task granularity and dependency management Visualization & Analytics Scalable visualization for multi-dimensional TB-scale simulation results Interactive data exploration and optimization techniques (downsampling, LOD, progressive rendering) Required Expertise Distributed Systems 5+ years building production distributed systems with Python Deep experience with Dask Distributed or similar frameworks (Spark, Ray, Celery) Strong grasp of distributed computing patterns, data locality, and fault tolerance Data Engineering Expertise in high-performance I/O (HDF5, Parquet, Arrow, columnar formats) Data partitioning strategies, memory-mapped files, zero-copy techniques, streaming patterns Python/C++ interop (pybind11, Cython, ctypes) Big Data Visualization Experience with large-scale scientific/engineering visualization systems Nice to Have Background in EDA, VLSI, semiconductor design, or computational engineering HPC experience with job schedulers (Slurm, PBS, LSF) GPU acceleration knowledge Familiarity with modern languages, tools (Go, Plotly, Bokeh, Holoviews, Datashader) Open-source distributed computing contributions Why Join Us We bring strong expertise in numerical methods and circuit analysis algorithms, well-defined solver interfaces, and a clear technical vision. You'll build greenfield distributed infrastructure with modern tools, designing the scalable foundation that makes advanced analysis capabilities accessible to chip design engineers. Ideal Candidate You're a systems thinker excited about data pipeline architecture and production-scale distributed systems. You understand orchestrating heterogeneous workloads and designing elegant abstractions for distributed computing. You prioritize observability, fault tolerance, and user experience alongside performance. No circuit simulation expertise needed—that's our strength. We need your expertise building scalable, reliable infrastructure. The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more. We’re doing work that matters. Help us solve what others can’t. Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com. Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab). E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
More at Cadence
Related open roles
IT- Staff Systems Engineer
India
Datacenter Operations Manager
San Francisco Bay Area
Lead Software Engineer: ChipStack AI DevOps
Brazil
IT - Sr Staff Systems Engineer (Active Directory, Powershell, and Windows/O365 Infrastructure Administration)
United States
DevOps Sr Principal Software Engineer
Austin
AI Senior Staff Systems Engineer
San Francisco Bay Area