Electronic Design Automation (EDA) · Semiconductor chip design

Design Engineering Architect — Memory Modeling Portfolio

SeoulPosted 5 days ago

DesignUnspecified

Apply at Cadence

Opens the source posting on cadence.wd1.myworkdayjobs.com

Source description

About the role

Skip to main content

Loading

Follow Us

© 2026 Workday, Inc. All rights reserved.

More at Cadence

Related open roles

Software Engineer II

San Francisco Bay Area

$101.5k–$188.5k/yr

Product Engineer II - Verification

Korea, Republic of

Lead Product Validation Engineer

India

Principal Software Engineer

India

Design Engineering Manager

India

Product Engineer II - Low Power

India

Design Engineering Architect — Memory Modeling Portfolio at Cadence · Padmi