Source description
About the role
System High-Speed I/O Validation Engineer
Austin, Texas, United StatesHardware
This is a system-level validation role within the Mac and Data Center Hardware organization, focused on SerDes I/O validation across multiple platforms. You will be responsible for setting up and executing high-speed I/O validation, driving electrical compliance bring-ups, and stress testing I/Os in system environments while collecting and analyzing key metrics. The role also includes high-speed validation and electrical compliance testing of I/Os for form-factor systems, as well as validation of high speed cables and fixtures.
You will work closely with cross-functional teams including system signal integrity, silicon design, and system design to ensure robust and reliable I/O performance. If you have hands-on high-speed lab experience and are eager to grow your expertise in system level signal integrity validation, we want to hear from you.
In this role you will
Execute high-speed serial I/O validation across multiple platforms. Conduct high-speed electrical compliance testing and organize compliance data reports for comparison against specifications and approval by certified organizations. Troubleshoot and triage issues with compliance test hardware, fixtures, software, and the Device Under Test (DUT). Perform failure analysis and provide feedback to support iterative hardware design and software tunable improvements. Define and develop stress testing methodologies to identify design operating limits of serial I/Os post system integration. Validate high-speed fixtures, connectors, cables, and platforms I/Os. Develop Python-based scripts to automate data collection and accelerate validation workflows.
-
M.S. or B.S. Degree with at least 2 years of lab work experience.
-
Familiarity with different aspects of Signal Integrity for high-speed SerDes, parallel bus, and single-ended signaling.
-
Understanding of high-speed channel characteristics including insertion loss, return loss, crosstalk, and impedance discontinuities.
-
Hands-on experience with high-speed SerDes validation such as for PCIe, DP, or USB4/TBT.
-
Hands-on experience and familiarity with lab high-speed equipment including oscilloscopes, BERTs, TDR, and VNA/PNA, including calibration methods.
-
M.S. Degree with 5+ years of relevant work experience.
-
Ability to understand and review channel analysis from Signal Integrity EDA tools
-
Deep knowledge of system-level SerDes design and analysis skills, including understanding of transmitter and receiver equalization methods (such as FFE, CTLE, DFE, VGA gain), CDR behaviors, link training algorithms and eye margining tools.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant
At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple’s workplace
Learn about reasonable accommodations for job applicants
Apple accepts applications to this posting on an ongoing basis.
Content has loaded
More at Apple
Related open roles
Metal Additive Prototyping Specialist
San Francisco Bay Area · Onsite
Camera Hardware Design and Test Engineer
Taiwan
Hardware System Engineer – iPhone System Technology - SoC
United States
Custom Circuits Design Engineer
San Francisco Bay Area
Product Design Engineer - iPhone
San Diego
Interconnect Product Design Engineer
San Francisco Bay Area