Padmi
Apple logo
Apple

iPhone, iPad, Mac, Apple Watch · App Store, Apple TV+, Apple Music

SoC Physical Design Verification Engineer

United States · OnsitePosted 2 months ago
HardwareUnspecifiedH-1B track record
Apply at Apple

Opens the source posting on jobs.apple.com

Source description

About the role

View original

Back to search results

SoC Physical Design Verification Engineer

Beaverton, Oregon, United StatesHardware

Beaverton, Oregon, United StatesSan Jose, California, United StatesWork Locations (2)

Submit Resume

At Apple, we work every single day to craft products that enrich people's lives! Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining our group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, we will enable our customers to do all the things they love with their devices! In this highly visible role, you will be a part of a critical team responsible for physical verification of an SOC.

• As a member of our physical design team, you will perform various types of physical verification checks such as LVS, DRC, design-for-manufacturing & design-for-yield, and lithography at the chip and block level. • You will collaborate with the CAD/Technology teams for flow bring up and validation. We work directly with the implementation team during the entire chip design cycle to drive signoff closure for tapeout. • You will lead schedules and support cross-functional engineering efforts. • You will work on padring, bump, RDL design, and working with the package and floorplan teams.

  • BS degree with 0 years of relevant industry experience.

  • Experienced with physical verification flows such as DRC/LVS/ANT and layout integration methodology

  • Understands RTL to GDS physical design flow

  • Scripting skills to debug flow related issues and make enhancements as appropriate

  • Experienced in industry standard tools used for physical verification such as Mentor Calibre, Synopsys ICV, etc

  • Layout design background and experience a plus

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Submit Resume

Back to search results

See all roles in Beaverton

Content has loaded

More at Apple

Related open roles

View all roles