Source description
About the role
CPU Performance Engineer, Platform Architecture
Austin, Texas, United StatesHardware
Austin, Texas, United StatesBeaverton, Oregon, United StatesCambridge, Massachusetts, United StatesCupertino, California, United StatesWork Locations (4)
The CPU Platform Architecture team is responsible for pushing the boundaries of both single-threaded and multi-threaded CPU performance, to enhance the user experience of many Apple products. The team is composed of experts with deep experience in microarchitecture, ISA definition, performance modeling, power modeling, and workload analysis. We are seeking a highly motivated, innovative, and confident individual to join the CPU Platform Architecture team to help drive advanced exploration for next-generation iPhone, iPad, Mac, and server CPU designs.
As a CPU Performance Engineer with a focus on the memory subsystem, you will be part of a team that is defining and optimizing CPU and cache micro-architecture. Working collaboratively, you will seek out areas of the design for improvement by identifying performance bottlenecks and evaluate ideas to address them. You will engage with experienced CPU and SoC designers in micro-architecture and RTL to assess the feasibility of ideas through modeling, refine ideas and model correlation, and seed new ideas. The role requires the analysis of single-threaded and multi-threaded workloads across existing and new product categories to identify bottlenecks and opportunities for improvement. We collaborate as a larger CPU architecture and performance team to maintain and improve the simulation environment to enable data- driven decisions and always look for ways to boost the productivity of the entire team.
-
BS degree
-
Experience in CPU and SOC architecture and micro-architecture
-
Experience with performance simulation environments
-
Object-oriented programming experience in C/C++
-
Experience in a scripting language such as Perl or Python
-
Knowledge of memory latency tolerance techniques or other aspects of CPU memory subsystem (i.e. prefetching, caching policies)
-
3+ years of relevant industry experience
-
MS or PhD in Electrical or Computer Engineering or Computer Science
-
Understanding of common data structures and algorithms
-
Familiarity with SIMD, vector, or accelerator architectures
-
Familiarity with MP performance
-
Comfortable in an environment of uncertainty and able to navigate through ambiguities
-
Experience in a research-driven environment
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant
At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple’s workplace
Learn about reasonable accommodations for job applicants
Apple accepts applications to this posting on an ongoing basis.
Content has loaded
More at Apple
Related open roles
Metal Additive Prototyping Specialist
San Francisco Bay Area · Onsite
Camera Hardware Design and Test Engineer
Taiwan
Hardware System Engineer – iPhone System Technology - SoC
United States
Custom Circuits Design Engineer
San Francisco Bay Area
Product Design Engineer - iPhone
San Diego
Interconnect Product Design Engineer
San Francisco Bay Area