Padmi
Altera logo
Altera

FPGA design and development · Quartus Prime synthesis and timing analysis

Post Silicon and System Validation Engineer Student

IsraelPosted 7 days ago
HardwareInternPart Time
Apply at Altera

Opens the source posting on altera.wd1.myworkdayjobs.com

Source description

About the role

View original

Job Details:

Job Description: Performs functional and system validation in lab for mixed signal IP, to ensure design will meet specification requirements and deliver best product to costumer.

Develops IP validation environment to ensure coverage to confirm to mixed signal microarchitecture specifications.

Executes validation plans, defines runs, develop recipe and replicates issues and root causes with FW, system and analog deign team.

Qualifications

  • Bachelor's Degree.

  • Electromic engineer student.

  • Deep knowledge in digital circuit and timing.

  • Fast learning capabilities, creative and team player.

  • Job Type: Student / Intern (Fixed Term)

  • Shift: Shift 1 (Israel)

  • Primary Location: Jerusalem, Israel

  • Additional Locations:

Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

More at Altera

Related open roles

View all roles